



life.augmented

## New reliability challenges for 3D integration stacking using hybrid bonding

Sandrine Lhostis<sup>\*1</sup>, Bassel Ayoub<sup>124</sup>, Stephane Moreau<sup>2</sup>, Olivier Thomas<sup>3</sup>, H  l  ne Fr  mont<sup>4</sup>

**\* Member of Technical Staff**


**<sup>1</sup>Department of the Technology for Image Sensors  
STMicroelectronics**

<sup>2</sup>CEA-Leti, Univ. Grenoble Alpes, F-38000 Grenoble, France.


<sup>3</sup>Aix-Marseille Universit  , Universit   de Toulon, CNRS, IM2NP, Marseille, France.

<sup>4</sup>IMS Laboratory, University of Bordeaux, UMR 5218, 33405 Talence, France


# Driving forces for new devices



# Going beyond the limits of integration



J.-Q. Lu, FUTURE FAB  
International, Issue 41, 2012





- **‘Beyond Moore:** an approach seeking to achieve the best of both More Moore and More than Moore worlds, and the key to doing so is advanced heterogeneous integration.
- **Hybrid bonding stacking** being the most scalable 3D integration is a major enabler for More than Moore and will play a determinant role for Beyond CMOS developments

# 3D stacking using hybrid bonding




## Massive performant and new functionalities booster for Image Sensor

### Photo-site array


- ▶ Dedicated technology, sharply optimized for photo sensing



Addition of a dedicated BEOL level




Bonding at RT + anneal > 200°C



BSI process

### Pixel BS dedicated technology

- ▶ Pixel with high dynamic & low noise
- ▶ High QE, including in NIR



### Low power processor

- ▶ Low noise analog and high speed, low power, digital imaging



### Advanced Digital & Analog CMOS

- ▶ Digital with high density & low power

Dedicated layers introduced to enable hybrid bonding


# Hybrid bonding at ST

## Double damascene integration using Cu/SiO<sub>2</sub> materials



# Capability of high interconnection density

## Main demonstrations over the last 5 years




## Challenging Sub 1μm pitch achievement

- Using different integration at the hybrid bonding interface
- Using different configuration for pad size reduction


- (1) J. Jourdon IEDM 2018
- (2) Y. Kagawa EDTM 2019
- (3) S.A- Chew ECTC 2022
- (4) Y. Kagawa, IITC 2020
- (5) Y. Ouyang IRPS 2021
- (6) S.W- Kim ECTC 2020
- (7) B. Ayoub EPTC 2022

# Reliability challenges using Cu/ SiO<sub>2</sub> hybrid bonding?




Could the hybrid bonding levels be considered as new metallization levels with specific weaknesses?


Is there any new concerns with pad width reduction under 1  $\mu\text{m}$ ?



# Cu/SiO<sub>2</sub> stability at the bonding interface




Occurrence of Cu/SiO<sub>2</sub> interfaces induced by the bonding equipment




## Bonding interface robustness

- Methodology: from basic 1 metal level studies to electrical test vehicle



## Thermo-mechanical stress




## Electromigration




# Thermal stability of the Cu/SiO<sub>2</sub> interface

## Experiment: SiO<sub>2</sub> grown directly on Cu pads




Deposited SiO<sub>2</sub>  
Patterned Cu/SiO<sub>2</sub>




- Huge Cu/SiO<sub>2</sub> interface delamination
- Huge diffusion of Cu into SiO<sub>2</sub>

## Case of hybrid bonding Cu/SiO<sub>2</sub> (\*)



Hybrid  
Bonding  
Interface






- Very sharp Cu/SiO<sub>2</sub> interface
- Traces of copper on the Si backside

(\*) B. Ayoub et al., *Microelectronic Reliability*, 2023, 114934

**No atomic diffusion of Cu through the hybrid bonding interface under thermal stress**

# High Temperature Storage tests

Applied to bonding pitch 1.44μm (\*)




(\*) B. Ayoub et al., *IEEE 24th Electronics Packaging Technology Conference (EPTC) 2022*, 418

**No reliability issue under thermal stress whatever the hybrid bonding pad width**


# Stability under electrical stress

## Study to detect potential ionic diffusion under electrical field

### BTS/ TVS studies on samples after HTS 4000h (\*)



	Bias Temperature Stressing	Triangular Voltage Sweep
<b>Temperature</b>	200 °C	200 °C
<b>Bias</b>	2.67 MV/cm	±15 V
<b>Duration</b>	Up to 30 min	-
<b>Ramp rate</b>	-	125 mV/s
<b>Sweep direction</b>	-	-15 → +15 → -15 V






(\*) B. Ayoub et al., *Microelectronic Reliability*, **2023**, 114934

**No Cu ionic diffusion through the hybrid bonding interface**

# Composition of Cu/SiO<sub>2</sub> bonding interface

EELS analysis with probe 1 nm (\*)




(\*) B. Ayoub et al., *Microelectronic Reliability*, **2023**, 114934.

**Presence of self-formed ~3nm Cu<sub>2</sub>O at the Cu/SiO<sub>2</sub> bonding interface that could act as a diffusion barrier**

# Impact of any Cu diffusion on dielectric lifetime

## Time Dependent Dielectric Breakdown (\*)



(\*) B. Ayoub et al., *IEEE International Reliability Physics Symposium (IRPS) 2022*

- **1/E model for hybrid bonding while  $\sqrt{E}$  is obtained for other BEoL levels**
- **Confirms that the role of Cu in TDDB is negligible**

**1/E dependency is attributed to the effective barrier characteristics of the Cu oxide layer**

# Summary on hybrid bonding interface stability


No atomic or ionic Cu diffusion into SiO<sub>2</sub> under thermal stress

No reliability issue under thermal stress

TTF dependency to electrical field confirming no Cu assisted breakdown


▶ A self-formed copper oxide diffusion barrier at the Cu/SiO<sub>2</sub> interface

# Thermomechanical stress




# Interface mechanical stability

## Cu-Cu interface reconstruction (\*)



## Cu pad Microstructure by Laue microdiffraction (\*\*)



(\*) B. Ayoub et al., *IEEE 22nd Electronics Packaging Technology Conference (EPTC) 2020*



(\*\*) B. Ayoub et al., *Microelectronic Engineering 2022*, 261, 111809

**Potential interface delamination under thermomechanical stress with potential different pad reconstruction depending on the pad width**



# Stress at the hybrid bonding level

## Thermomechanical simulation for the bonding pad level (\*)






(\*) J. Jourdon, *International Electron Devices Meeting (IEDM) 2018*

**Stress at the hybrid bonding level is modified with pad width : potential impact on the robustness to thermomechanical stress**

# Thermal Cycling Tests

Applied to bonding pitch 1.44 $\mu$ m (\*)



(\*) B. Ayoub et al., *IEEE 22nd Electronics Packaging Technology Conference (EPTC) 2020*  
 (\*) B. Ayoub et al., *IEEE 24th Electronics Packaging Technology Conference (EPTC) 2022*, 418

**No impact of hybrid bonding pad width reduction under Thermal Cycling Tests**


# Summary on robustness to thermomechanical stress

The evolution of the Cu pad microstructure with Cu pad size could cause differences on Cu-Cu pad reconstruction

The results of the thermomechanical simulations show higher stress for smaller pitches

▶ However hybrid Level down to 350nm Cu pad width is reliable towards thermomechanical stress

# Electromigration




Matter displacement activated by the application of temperature and electrical current




Bonding interface robustness

- Methodology: from basic 1 metal level studies to electrical test vehicle




Thermomechanical stress



Electromigration



# Electromigration test structures



## NIST structures


# Electromigration tests

Pad width = 3.6  $\mu\text{m}$





Pad width <2  $\mu\text{m}$

Pad width = 1.7  $\mu\text{m}$



Pad width = 720nm



(\*) S. Moreau et al., IEEE International Reliability Physics Symposium (IRPS) 2023

**Lifetime is on-line with consumer specifications but identification of a modification for the failure localization with hybrid bonding pad width reduction**

# Conclusion

# Conclusion

- **Cu/SiO<sub>2</sub> hybrid bonding level is reliable for consumer applications**
  - Robustness demonstrated as a matter of interface stability, thermomechanical stress and electromigration
- **Non-typical behavior compared to a standard back-end of line**
  - Barrier at Cu/SiO<sub>2</sub> is achieved with self formed Cu<sub>2</sub>O
  - Modified TTF model with 1/E relation
  - Contribution of the hybrid bonding interface as potential failure mode under electromigration stress
- **Hybrid bonding with sub-1μm pad still leads to reliable devices**
  - No impact of pad microstructure modification
  - Lifetime is not modified by the electromigration mechanism



## Hybrid bonding stacking is mature for:

- **Very high interconnection by pitch reduction**
- **Heterogeneous integration**





life.augmented

This work has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 826600 (project VIZTA)

It was also supported by the cooperative Research & Development program "IPCEI, Nano 2022 and by the French National Research Agency (ANR) under the "Investissements d'avenir" programs: ANR 10-AIRT-0005 (IRT NANO-ELEC)

# Our technology starts with You



Find out more at [www.st.com](http://www.st.com)

© STMicroelectronics - All rights reserved.

ST logo is a trademark or a registered trademark of STMicroelectronics International NV or its affiliates in the EU and/or other countries.

For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks).

All other product or service names are the property of their respective owners.



life.augmented